Project Overview
The development of this research aimed to deliver a prototype of an FPGA architecture, optimized and applied to the 2D Reverse Time Migration (RTM) workflow. Hardware implementation aspects were correlated with RTM computation optimizations present in the literature.
Objectives
- Develop FPGA-based acceleration platform for RTM
- Optimize RTM algorithm for hardware implementation
- Integrate with HPC environment
- Validate prototype performance